On Gracefully Degrading Multiprocessors With Multistage Interconnection Networks

نویسندگان

  • Israel Koren
  • Zahava Koren
چکیده

Multiprocessing systems consisting of many processors, memory modules and interconnection links are being designed and implemented. Improvements in technology have reduced the failure rates of all system components. However, the large increase in the number of components per system has more than offset the increase in reliability of a single component. Therefore, some of the hundreds (or even thousands) of system components are anticipated to fail while the system is operating. Important questions regarding these systems are: Should each component be repaired upon failure, or should maintenance be scheduled at regular intervals allowing a graceful degradation of the system between repairs? If the latter is chosen, how fast will the dependability and performance of the multiprocessing system degrade before a repair takes place? This paper studies the behavior of a multiprocessing system with a multistage interconnection network in the presence of faulty components. Measures for the connectivity and performance of these systems are proposed, including: The average number of operational paths, the average number of accessible processors and memories, the average number of fault-free processors (memories) that are connected to an accessible memory (processor), the bandwidth, and the processing power of the system. Based on these measures, a tight upper bound for the maximal fully connected system is suggested. The gracefully degrading system is then compared, through some numerical examples, to a system whose faulty components are repaired upon failure. Based on these comparisons, the anticipated reduction in system performance can be estimated and consequently, appropriate maintenance policies can be determined.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Execution Based Evaluation of Multistage Interconnection Networks for Cache-Coherent Multiprocessors

In this paper, performance of multistage interconnection network with wormhole routing and packet switching has been evaluated for cache-coherent shared-memory multiprocessors. The traac in cache-coherent systems is characterized by traac bursts, one-to-many and many-to-one traac, and small xed length messages. The evaluation is based on execution-driven simulation using various applications. T...

متن کامل

Analysis of Interconnection Networks for Cache Coherent Multiprocessors with Scientific Applications

Interconnection networks, such as, shared bus and multistage interconnection networks (MINs) are very suitable for the design of shared memory multiprocessors. The existing analytical models of these networks are based on unrealistic synthetic workload for simplicity of the analyses. Also, they consider the networks in isolation without incorporating other architectural details of a multiproces...

متن کامل

Synchronized Access to Streams in Multiprocessors

The synchronized and simultaneous access to several vectors that form a single stream occurs in SIMD vector multiprocessors as well as in MIMD superscalar multiprocessors with decoupled access. In this paper we propose a block-interleaved storage scheme and an out-oforder access mechanism that allows conflict-free access to streams with an arbitrary initial address and constant stride between e...

متن کامل

Multistage Ring Network: A New Multiple Ring Network for Large Scale Multiprocessors

We present a new multiple ring network for multiprocessors, called the Multistage Ring Network(MRN). The MRN has a 2-level hierarchy of register insertion rings, and its interconnection of global rings forms a type of the multistage network. The architecture of the MRN is effective at diffusing the global traffic to all global rings and the bandwidth of the network increases proportionally with...

متن کامل

An LSI implimentation of the Simple Serial Synchronized Multistage Interconnection Network

Simple Serial Synchronized (SSS) Multistage Interconnection Network (MIN) is a novel MIN architecture for connecting processors and memory modules in multiprocessors. Synchronized bit-serial communication simplifies the structure/control, and also solves the pin-limitation problem. The simple structure allows the use of a high frequency clock rate and a high throughput 3-dimensional multistage ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2004